

1.6 V, Micropower 12-/10-/8-Bit ADCs

FEATURES

Specified for V_{DD} of 1.6 V to 3.6 V Low power:

 0.62 mW typical at 100 kSPS with 3 V supplies 0.48 mW typical at 50 kSPS with 3.6 V supplies 0.12 mW typical at 100 kSPS with 1.6 V supplies Fast throughput rate: 200 kSPS Wide input bandwidth: 71 dB SNR at 30 kHz input frequency

Flexible power/serial clock speed management No pipeline delays High speed serial interface: SPI/QSPI™/MICROWIRE™/DSP compatible

Automatic power-down Power-down mode: 8 nA typical 6-lead SOT-23 package 8-lead MSOP package

APPLICATIONS

Battery-powered systems Medical instruments Remote data acquisition Isolated data acquisition

GENERAL DESCRIPTION

The AD7466/AD7467/AD7468[1](#page-0-0) are 12-/10-/8-bit, high speed, low power, successive approximation analog-to-digital converters (ADCs), respectively. The parts operate from a single 1.6 V to 3.6 V power supply and feature throughput rates up to 200 kSPS with low power dissipation. The parts contain a low noise, wide bandwidth track-and-hold amplifier, which can handle input frequencies in excess of 3 MHz.

The conversion process and data acquisition are controlled using CS and the serial clock, allowing the devices to interface with microprocessors or DSPs. The input signal is sampled on the falling edge of CS, and the conversion is also initiated at this point. There are no pipeline delays associated with the part.

The reference for the part is taken internally from V_{DD} . This allows the widest dynamic input range to the ADC. Thus, the analog input range for the part is 0 V to V_{DD} . The conversion rate is determined by the SCLK.

1 Protected by U.S. Patent No. 6,681,332.

Rev. C

AD7466/AD7467/AD7468

FUNCTIONAL BLOCK DIAGRAM

PRODUCT HIGHLIGHTS

- 1. Specified for supply voltages of 1.6 V to 3.6 V.
- 2. 12-, 10-, and 8-bit ADCs in SOT-23 and MSOP packages.
- 3. High throughput rate with low power consumption. Power consumption in normal mode of operation at 100 kSPS and 3 V is 0.9 mW maximum.
- 4. Flexible power/serial clock speed management. The conversion rate is determined by the serial clock, allowing the conversion time to be reduced through increases in the serial clock speed. Automatic power-down after conversion allows the average power consumption to be reduced when in power-down. Current consumption is 0.1 μA maximum and 8 nA typically when in power-down.
- 5. Reference derived from the power supply.
- 6. No pipeline delay.
- 7. The part features a standard successive approximation ADC with accurate control of conversions via a \overline{CS} input.

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

REVISION HISTORY

$4/05$ —Rev. A to Rev. B

11/04-Rev. 0 to Rev. A

5/03-Revision 0: Initial Version

SPECIFICATIONS AD7466

 $V_{\text{DD}} = 1.6$ V to 3.6 V, $f_{\text{SCLK}} = 3.4$ MHz, $f_{\text{SAMPLE}} = 100$ kSPS, unless otherwise noted. $T_A = T_{\text{MIN}}$ to T_{MAX} , unless otherwise noted. The temperature range for the B version is −40°C to +85°C.

Table 1.

AD7467

 $V_{DD} = 1.6$ V to 3.6 V, $f_{SCLK} = 3.4$ MHz, $f_{SAMPLE} = 100$ kSPS, unless otherwise noted. $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. The temperature range for the B version is −40°C to +85°C.

AD7468

 $V_{DD} = 1.6$ V to 3.6 V, $f_{SCLK} = 3.4$ MHz, $f_{SAMPLE} = 100$ kSPS, unless otherwise noted. $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. The temperature range for the B version is −40°C to +85°C.

Table 3. Parameter B Version Unit Test Conditions/Comments DYNAMIC PERFORMANCE **Maximum/minimum specifications apply as typical figures** when $V_{DD} = 1.6$ V, $f_{IN} = 30$ kHz sine wave Signal-to-Noise and Distortion (SINAD) | 49 dB min See the [Terminology](#page-15-1) section Total Harmonic Distortion (THD) \vert −66 dB max See the [Terminology](#page-15-1) section Peak Harmonic or Spurious Noise (SFDR) −66 dB max See the [Terminology](#page-15-1) section Intermodulation Distortion (IMD) fa = 29.1 kHz, fb = 29.9 kHz; see the [Terminology](#page-15-1) section Second-Order Terms − 1 −77 dB typ Third-Order Terms \vert −77 dB typ Aperture Delay 10 and 10 ns typ Aperture Jitter 1990 | 40 ps typ Full Power Bandwidth 3.2 MHz typ \emptyset 3 dB, 2.5 V \leq V_{DD} \leq 3.6 V 1.9 MHz typ $\big| \emptyset$ 3 dB, 1.6 V \leq V_{DD} \leq 2.2 V 750 **kHz typ** \emptyset 0.1 dB, 2.5 V \leq V_{DD} \leq 3.6 V 450 kHz typ ϕ 0.1 dB, 1.6 V \leq V_{DD} \leq 2.2 V DC ACCURACY **Maximum specifications apply as typical figures when** Maximum specifications apply as typical figures when $V_{DD} = 1.6 V$ Resolution 8 Bits Integral Nonlinearity ± 0.2 LSB max See the [Terminology](#page-15-1) section Differential Nonlinearity ± 0.2 LSB max Guaranteed no missed codes to 8 bits; see the [Terminology](#page-15-1) section Offset Error \vert \pm 0.1 LSB max \vert See the [Terminology](#page-15-1) section Gain Error \vert ± 0.1 LSB max \vert See the [Terminology](#page-15-1) section Total Unadjusted Error (TUE) ± 0.3 LSB max See the [Terminology](#page-15-1) section ANALOG INPUT Input Voltage Ranges $\begin{array}{ccc} \vert & 0 & \text{to } V_{\text{DD}} & \vert & V \end{array}$ DC Leakage Current $\vert \pm 1$ $\vert \mu A$ max Input Capacitance 20 pF typ LOGIC INPUTS Input High Voltage, V_{INH} $\Big| 0.7 \times V_{DD} \Big|$ V min $\Big| 1.6 \text{ V} \leq V_{DD} < 2.7 \text{ V}$ 2 V min $2.7 \text{ V} \le V_{\text{DD}} \le 3.6 \text{ V}$ Input Low Voltage, V_{INL} $0.2 \times V_{\text{DD}}$ V max $1.6 \text{ V} \le V_{\text{DD}} < 1.8 \text{ V}$ $0.3 \times V_{DD}$ V max 1.8 V $\leq V_{DD}$ < 2.7 V 0.8 V max $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$ Input Current, I_{IN}, SCLK Pin $\left\{\pm 1\right\}$ $\left\{\mu \text{A max}\right\}$ Typically 20 nA, V_{IN} = 0 V or V_{DD} Input Current, I_{IN} , \overline{CS} Pin $\Big|$ ± 1 $\Big|$ μ A typ Input Capacitance, C_{IN} 10 pF max Sample tested at 25[°]C to ensure compliance LOGIC OUTPUTS Output High Voltage, V_{OH} $V_{DD} - 0.2$ V min \vert Isource = 200 μA; V_{DD} = 1.6 V to 3.6 V Output Low Voltage, V_{OL} | 0.2 | V max | $I_{\text{SINK}} = 200 \mu\text{A}$ Floating-State Leakage Current $\vert \pm 1$ $\vert \mu A$ max Floating-State Output Capacitance 10 pF max Sample tested at 25°C to ensure compliance Output Coding **Straight** (natural) binary CONVERSION RATE Conversion Time 2.94 μs max 10 SCLK cycles with SCLK at 3.4 MHz Throughput Rate \vert 320 kSPS max See the [Serial Interface](#page-21-1) section

TIMING SPECIFICATIONS

For all devices, $V_{DD} = 1.6$ V to 3.6 V; $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Sample tested at 25°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of V_{DD}) and timed from a voltage level of 1.4 V.

Table 4.

Parameter	Limit at T _{MIN} , T _{MAX}	Unit	Description
f _{SCLK}	3.4	MHz max	Mark/space ratio for the SCLK input is 40/60 to 60/40.
	10	kHz min	1.6 V \leq V _{DD} \leq 3 V; minimum f _{SCLK} at which specifications are guaranteed.
	20	kHz min	V_{DD} = 3.3 V; minimum f _{SCLK} at which specifications are guaranteed.
	150	kHz min	V_{DD} = 3.6 V; minimum f _{SCLK} at which specifications are guaranteed.
t _{CONVERT}	$16 \times t_{SCLK}$		AD7466.
	$12 \times t$ _{SCLK}		AD7467.
	$10 \times t$ _{SCLK}		AD7468.
Acquisition Time			Acquisition time/power-up time from power-down. See the Terminology section. The acquisition time is the time required for the part to acquire a full-scale step input value within ± 1 LSB or a 30 kHz ac input value within ± 0.5 LSB.
	780	ns max	$V_{DD} = 1.6 V$.
	640	ns max	$1.8 V \le V_{DD} \le 3.6 V$.
t _{QUIET}	10	ns min	Minimum quiet time required between bus relinquish and the start of the next conversion.
t ₁	10	ns min	Minimum $\overline{\mathsf{CS}}$ pulse width.
t ₂	55	ns min	\overline{CS} to SCLK setup time. If $V_{DD} = 1.6$ V and $f_{SCLK} = 3.4$ MHz, t ₂ has to be 192 ns
			minimum in order to meet the maximum figure for the acquisition time.
t_3	55	ns max	Delay from \overline{CS} until SDATA is three-state disabled. Measured with the load circuit in Figure 2 and defined as the time required for the output to cross the V_{H} or V_{L} voltage.
t4	140	ns max	Data access time after SCLK falling edge. Measured with the load circuit in Figure 2 and defined as the time required for the output to cross the V_{H} or V_{IL} voltage.
t ₅	$0.4 t_{SCLK}$	ns min	SCLK low pulse width.
t6	0.4 tsclk	ns min	SCLK high pulse width.
t7	10	ns min	SCLK to data valid hold time. Measured with the load circuit in Figure 2 and defined as the time required for the output to cross the $V_{\parallel H}$ or $V_{\parallel L}$ voltage.
ts	60	ns max	SCLK falling edge to SDATA three-state. t ₈ is derived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit in Figure 2. The measured number is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t ₈ , quoted in the timing characteristics, is the true bus relinquish time of the part, and is independent of the bus loading.
	7	ns min	SCLK falling edge to SDATA three-state.

Figure 2. Load Circuit for Digital Output Timing Specifications

TIMING EXAMPLES

[Figure 3](#page-9-1) shows some of the timing parameters from [Table 4](#page-8-2) in the [Timing Specifications](#page-8-3) section.

Timing Example 1

As shown in [Figure 3](#page-9-1), $f_{SCLK} = 3.4 \text{ MHz}$ and a throughput of 100 kSPS gives a cycle time of $t_{\text{CONVERT}} + t_8 + t_{\text{QUIET}} = 10 \text{ μs}.$ Assuming $V_{DD} = 1.8$ V, tconvert = t₂ + 15(1/f_{SCLK}) = 55 ns + 4.41 μs = 4.46 μs, and t₈ = 60 ns maximum, then t_{QUIET} = 5.48 μs, which satisfies the requirement of 10 ns for t_{QUIET}. The part is fully powered up and the signal is fully acquired at Point A. This means that the acquisition/power-up time is $t_2 + 2(1/f_{SCLK})$ $= 55$ ns $+ 588$ ns $= 643$ ns, satisfying the maximum requirement of 640 ns for the power-up time.

Timing Example 2

The AD7466 can also operate with slower clock frequencies. As shown in [Figure 3](#page-9-1), assuming $V_{DD} = 1.8$ V, $f_{SCLK} = 2$ MHz, and a throughput of 50 kSPS gives a cycle time of $t_{\text{CONVERT}} + t_8 +$ $t_{\text{QUIET}} = 20 \,\mu s$. With $t_{\text{CONVERT}} = t_2 + 15(1/f_{\text{SCLK}}) = 55 \,\text{ns} + 7.5 \,\mu s =$ 7.55 μs, and $t_8 = 60$ ns maximum, this leaves t_{QUIET} to be 12.39 μs, which satisfies the requirement of 10 ns for t_{QUIET} . The part is fully powered up and the signal is fully acquired at Point A, which means the acquisition/power-up time is $t_2 + 2(1/f_{SCLK}) =$ 55 ns + 1 μ s = 1.05 μ s, satisfying the maximum requirement of 640 ns for the power-up time. In this example and with other slower clock values, the part is fully powered up and the signal already acquired before the third SCLK falling edge; however, the track-and-hold does not go into hold mode until that point. In this example, the part can be powered up and the signal can be fully acquired at approximately Point B in [Figure 3.](#page-9-1)

Figure 3. AD7466 Serial Interface Timing Diagram Example

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted. Transient currents of up to 100 mA do not cause SCR latch-up.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

Figure 4. SOT-23 Pin Configuration

Figure 5. MSOP Pin Configuration

Table 6. Pin Function Descriptions

TYPICAL PERFORMANCE CHARACTERISTICS **DYNAMIC PERFORMANCE CURVES**

[Figure 6](#page-12-1), [Figure 7](#page-12-2), and [Figure 8](#page-13-0) show typical FFT plots for the AD7466, AD7467, and AD7468, respectively, at a 100 kSPS sample rate and a 30 kHz input tone.

[Figure 9](#page-13-1) shows the signal-to-noise and distortion ratio performance vs. input frequency for various supply voltages while sampling at 100 kSPS with an SCLK frequency of 3.4 MHz for the AD7466.

[Figure 10](#page-13-2) shows the signal-to-noise ratio (SNR) performance vs. input frequency for various supply voltages while sampling at 100 kSPS with an SCLK frequency of 3.4 MHz for the AD7466.

[Figure 11](#page-13-0) shows the total harmonic distortion (THD) vs. analog input signal frequency for various supply voltages while sampling at 100 kSPS with an SCLK frequency of 3.4 MHz for the AD7466.

[Figure 12](#page-13-1) shows the THD vs. analog input frequency for different source impedances with a supply voltage of 2.7 V, an

SCLK frequency of 3.4 MHz, and sampling at a rate of 100 kSPS for the AD7466 (see the [Analog Input](#page-17-1) section).

DC ACCURACY CURVES

[Figure 13](#page-13-2) and [Figure 14](#page-14-0) show typical INL and DNL performance for the AD7466.

POWER REQUIREMENT CURVES

[Figure 15](#page-14-1) shows the supply current vs. supply voltage for the AD7466 at −40°C, +25°C, and +85°C, with SCLK frequency of 3.4 MHz and a sampling rate of 100 kSPS.

[Figure 16](#page-14-2) shows the maximum current vs. supply voltage for the AD7466 with different SCLK frequencies.

[Figure 17](#page-14-3) shows the shutdown current vs. supply voltage.

[Figure 18](#page-14-1) shows the power consumption vs. throughput rate for the AD7466 with an SCLK of 3.4 MHz and different supply voltages. See the [Power Consumption](#page-19-2) section for more details.

Figure 7. AD7467 Dynamic Performance at 100 kSPS

Figure 10. AD7466 SNR vs. Analog Input Frequency at 100 kSPS for Various Supply Voltages

Figure 11. AD7466 THD vs. Analog Input Frequency at 100 kSPS for Various Supply Voltages

Figure 12. AD7466 THD vs. Analog Input Frequency for Various Source Impedances

Figure 13. AD7466 INL Performance

Figure 15. AD7466 Supply Current vs. Supply Voltage, SCLK 3.4 MHz

for Different SCLK Frequencies

Figure 17. Shutdown Current vs. Supply Voltage

Figure 18. AD7466 Power Consumption vs. Throughput Rate, SCLK 3.4 MHz

TERMINOLOGY

Integral Nonlinearity (INL)

The maximum deviation from a straight line passing through the endpoints of the ADC transfer function. For the AD7466/ AD7467/AD7468, the endpoints of the transfer function are zero scale, a point 1 LSB below the first code transition, and full scale, a point 1 LSB above the last code transition.

Differential Nonlinearity (DNL)

The difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC.

Offset Error

The deviation of the first code transition (00 . . . 000) to $(00 \ldots 001)$ from the ideal (that is, AGND + 1 LSB).

Gain Error

The deviation of the last code transition (111 . . . 110) to (111...111) from the ideal (that is, V_{REF} – 1 LSB) after the offset error has been adjusted out.

Track-and-Hold Acquisition Time

The time required for the part to acquire a full-scale step input value within ±1 LSB, or a 30 kHz ac input value within ±0.5 LSB. The AD7466/AD7467/AD7468 enter track mode on the CS falling edge, and return to hold mode on the third SCLK falling edge. The parts remain in hold mode until the following CS falling edge. See [Figure 3](#page-9-1) and the [Serial Interface](#page-21-1) section for more details.

Signal-to-Noise Ratio (SNR)

The measured ratio of signal to noise at the output of the ADC. The signal is the rms value of the sine wave input. Noise is the rms quantization error within the Nyquist bandwidth $(f_s/2)$. The rms value of the sine wave is half of its peak-to-peak value divided by $\sqrt{2}$, and the rms value for the quantization noise is $q/\sqrt{12}$. The ratio depends on the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise.

For an ideal N-bit converter, the SNR is defined as

SNR = 6.02 *N* + 1.76 db

Thus, for a 12-bit converter, it is 74 dB; for a 10-bit converter, it is 62 dB; and for an 8-bit converter, it is 50 dB.

However, in practice, various error sources in the ADCs cause the measured SNR to be less than the theoretical value. These errors occur due to integral and differential nonlinearities, internal ac noise sources, and so on.

Signal-to-Noise and Distortion Ratio (SINAD)

The measured ratio of signal-to-noise and distortion at the output of the ADC. The signal is the rms value of the sine wave, and noise is the rms sum of all nonfundamental signals up to half the sampling frequency (fs/2), including harmonics, but excluding dc.

Total Unadjusted Error (TUE)

A comprehensive specification that includes gain error, linearity error, and offset error.

Total Harmonic Distortion (THD)

The ratio of the rms sum of harmonics to the fundamental. For the AD7466/AD7467/AD7468, it is defined as

$$
THD(dB) = 20 \log \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2}}{V_1}
$$

where V_1 is the rms amplitude of the fundamental, and V_2 , V_3 , *V4, V5,* and *V6* are the rms amplitudes of the second through sixth harmonics.

Peak Harmonic or Spurious Noise (SFDR)

The ratio of the rms value of the next-largest component in the ADC output spectrum (up to $f_s/2$ and excluding dc) to the rms value of the fundamental. Typically, the value of this specification is determined by the largest harmonic in the spectrum, but for ADCs where the harmonics are buried in the noise floor, it is a noise peak.

Intermodulation Distortion (IMD)

With inputs consisting of sine waves at two frequencies, fa and fb, any active device with nonlinearities creates distortion products at sum and difference frequencies of mfa \pm nfb, where m, $n = 0, 1, 2, 3$, and so on. Intermodulation distortion terms are those for which neither m nor n are equal to zero. For example, the second-order terms include $(fa + fb)$ and $(fa - fb)$, while the third-order terms include $(2fa + fb)$, $(2fa - fb)$, $(fa + 2fb)$, and $(fa - 2fb)$.

The AD7466/AD7467/AD7468 are tested using the CCIF standard where two input frequencies are used. In this case, the second-order terms are usually distanced in frequency from the original sine waves, while the third-order terms are usually at a frequency close to the input frequencies. As a result, the second- and third-order terms are specified separately. The calculation of the intermodulation distortion is as per the THD specification, where it is the ratio of the rms sum of the individual distortion products to the rms amplitude of the sum of the fundamentals, expressed in dB.

THEORY OF OPERATION **CIRCUIT INFORMATION**

The AD7466/AD7467/AD7468 are fast, micropower, 12-bit, 10-bit, and 8-bit ADCs, respectively. The parts can be operated from a 1.6 V to 3.6 V supply. When operated from any supply voltage within this range, the AD7466/AD7467/AD7468 are capable of throughput rates of 200 kSPS when provided with a 3.4 MHz clock.

The AD7466/AD7467/AD7468 provide the user with an onchip track-and-hold, an ADC, and a serial interface housed in a tiny 6-lead SOT-23 or an 8-lead MSOP package, which offer the user considerable space-saving advantages over alternative solutions. The serial clock input accesses data from the part, but also provides the clock source for the successive approximation ADC. The analog input range is 0 V to V_{DD} . An external reference is not required for the ADC, and there is no on-chip reference. The reference for the AD7466/AD7467/AD7468 is derived from the power supply, thus giving the widest possible dynamic input range.

The AD7466/AD7467/AD7468 also feature an automatic power-down mode to allow power savings between conversions. The power-down feature is implemented across the standard serial interface, as described in the [Normal Mode](#page-18-1) section.

CONVERTER OPERATION

The AD7466/AD7467/AD7468 are successive approximation analog-to-digital converters based around a charge redistribution DAC. [Figure 19](#page-16-1) and [Figure 20](#page-16-2) show simplified schematics of the ADC. [Figure 19](#page-16-1) shows the ADCs during the acquisition phase. SW2 is closed and SW1 is in Position A, the comparator is held in a balanced condition, and the sampling capacitor acquires the signal on V_{IN} .

Figure 19. ADC Acquisition Phase

When the ADC starts a conversion, as shown in [Figure 20](#page-16-2), SW2 opens and SW1 moves to Position B, causing the comparator to become unbalanced. The control logic and the charge redistribution DAC are used to add and subtract fixed amounts of charge from the sampling capacitor to bring the comparator back into a balanced condition. When the comparator is rebalanced, the conversion is complete. The control logic generates the ADC output code. [Figure 21](#page-16-3) shows the ADC transfer function.

ADC TRANSFER FUNCTION

The output coding of the AD7466/AD7467/AD7468 is straight binary. The designed code transitions occur at successive integer LSB values; that is, 1 LSB, 2 LSB, and so on. The LSB size for the devices is as follows:

 $V_{DD}/4096$ for the AD7466

 $V_{DD}/1024$ for the AD7467

 $V_{DD}/256$ for the AD7468

The ideal transfer characteristics for the devices are shown in [Figure 21](#page-16-3).

Figure 21. AD7466/AD7467/AD7468 Transfer Characteristics

TYPICAL CONNECTION DIAGRAM

[Figure 22](#page-16-4) shows a typical connection diagram for the devices. V_{REF} is taken internally from V_{DD} and, therefore, V_{DD} should be well decoupled. This provides an analog input range of $0 V$ to V_{DD} .

Figure 22. REF192 as Power Supply to AD7466

The conversion result consists of four leading zeros followed by the MSB of the 12-bit, 10-bit, or 8-bit result from the AD7466, AD7467, or AD7468, respectively. See the Serial Interface section. Alternatively, because the supply current required by the AD7466/AD7467/AD7468 is so low, a precision reference can be used as the supply source to the devices.

The REF19x series devices are precision micropower, low dropout voltage references. For the AD7466/AD7467/AD7468 voltage range operation, the REF193, REF192, and REF191 can be used to supply the required voltage to the ADC, delivering 3 V, 2.5 V, and 2.048 V, respectively (see [Figure 22](#page-16-4)). This configuration is especially useful if the power supply is quite noisy or if the system supply voltages are at a value other than 3 V or 2.5 V (for example, 5 V). The REF19x outputs a steady voltage to the AD7466/AD7467/AD7468. If the low dropout REF192 is used when the AD7466 is converting at a rate of 100 kSPS, the REF192 needs to supply a maximum of 240 μA to the AD7466. The load regulation of the REF192 is typically 10 ppm/mA (REF192, $V_s = 5 V$), which results in an error of 2.4 ppm (6 μ V) for the 240 μA drawn from it. This corresponds to a 0.0098 LSB error for the AD7466 with $V_{DD} = 2.5$ V from the REF192. For applications where power consumption is important, the automatic power-down mode of the ADC and the sleep mode of the REF19x reference should be used to improve power performance. See the [Normal Mode](#page-18-1) section.

[Table 7](#page-17-2) provides some typical performance data with various references used as a V_{DD} source under the same setup conditions. The ADR318, for instance, is a 1.8 V band gap voltage reference. Its tiny footprint, low power consumption, and additional shutdown capability make the ADR318 ideal for battery-powered applications.

ANALOG INPUT

An equivalent circuit of the AD7466/AD7467/AD7468 analog input structure is shown in [Figure 23.](#page-17-3) The two diodes, D1 and D2, provide ESD protection for the analog inputs. Care must be taken to ensure that the analog input signal never exceeds the supply rails by more than 300 mV. This causes these diodes to become forward-biased and to start conducting current into the substrate. Capacitor C1 in [Figure 23](#page-17-3) is typically about 4 pF and can primarily be attributed to pin capacitance. Resistor R1 is a lumped component made up of the on resistance of a switch. This resistor is typically about 200 Ω . Capacitor C2 is the ADC sampling capacitor with a typical capacitance of 20 pF.

For ac applications, removing high frequency components from the analog input signal by using a band-pass filter on the relevant analog input pin is recommended. In applications where harmonic distortion and signal-to-noise ratio are critical, the analog input should be driven from a low impedance source. Large source impedances significantly affect the ac performance of the ADC. This might necessitate the use of an input buffer amplifier. The choice of the op amp is a function of the particular application.

Table 8 provides typical performance data for various op amps used as the input buffer under constant setup conditions.

When no amplifier is used to drive the analog input, the source impedance should be limited to low values. The maximum source impedance depends on the amount of total harmonic distortion (THD) that can be tolerated. The THD increases as the source impedance increases and performance degrades. [Figure 12](#page-13-1) shows a graph of THD vs. analog input signal frequency for different source impedances when using a supply voltage of 2.7 V and sampling at a rate of 100 kSPS.

DIGITAL INPUTS

The digital inputs applied to the AD7466/AD7467/AD7468 are not limited by the maximum ratings that limit the analog inputs. Instead, the digital inputs applied can go to 7 V and are not restricted by the V_{DD} + 0.3 V limit as on the analog input. For example, if the AD7466/AD7467/AD7468 are operated with a V_{DD} of 3 V, 5 V logic levels could be used on the digital inputs. However, the data output on SDATA still has 3 V logic levels when $V_{DD} = 3$ V. Another advantage of SCLK and CS not being restricted by the V_{DD} + 0.3 V limit is that power supply sequencing issues are avoided. If $\overline{\text{CS}}$ or SCLK is applied before V_{DD} , there is no risk of latch-up as there would be on the analog inputs if a signal greater than 0.3 V is applied prior to V_{DD} .

NORMAL MODE

The AD7466/AD7467/AD7468 automatically enter powerdown at the end of each conversion. This mode of operation is designed to provide flexible power management options and to optimize the power dissipation/throughput rate ratio for low power application requirements. [Figure 24](#page-18-2) shows the general operation of the AD7466/AD7467/AD7468. On the CS falling edge, the part begins to power up and the track-and-hold, which was in hold while the part was in power-down, goes into track mode. The conversion is also initiated at this point. On the third SCLK falling edge after the CS falling edge, the trackand-hold returns to hold mode.

For the AD7466, 16 serial clock cycles are required to complete the conversion and access the complete conversion result. The AD7466 automatically enters power-down mode on the 16th SCLK falling edge.

For the AD7467, 14 serial clock cycles are required to complete the conversion and access the complete conversion result. The AD7467 automatically enters power-down mode on the 14th SCLK falling edge.

For the AD7468, 12 serial clock cycles are required to complete the conversion and access the complete conversion result.

The AD7468 automatically enters power-down mode on the 12th SCLK falling edge.

The AD7466 also enters power-down mode if \overline{CS} is brought high any time before the 16th SCLK falling edge. The conversion that was initiated by the $\overline{\text{CS}}$ falling edge terminates and SDATA goes back into three-state. This also applies for the AD7467 and AD7468; if CS is brought high before the conversion is complete (the 14th SCLK falling edge for the AD7467, and the 12th SCLK falling edge for the AD7468), the part enters power-down, the conversion terminates, and SDATA goes back into three-state.

Although \overline{CS} can idle high or low between conversions, bringing \overline{CS} high once the conversion is complete is recommended to save power.

When supplies are first applied to the devices, a dummy conversion should be performed to ensure that the parts are in powerdown mode, the track-and-hold is in hold mode, and SDATA is in three-state.

Once a data transfer is complete (SDATA has returned to threestate), another conversion can be initiated after the quiet time, t_{OUIET} , has elapsed, by bringing \overline{CS} low again.

POWER CONSUMPTION

The AD7466/AD7467/AD7468 automatically enter powerdown mode at the end of each conversion or if CS is brought high before the conversion is finished.

When the AD7466/AD7467/AD7468 are in power-down mode, all the analog circuitry is powered down and the current consumption is typically 8 nA.

To achieve the lowest power dissipation, there are some considerations the user should keep in mind.

The conversion time is determined by the serial clock frequency; the faster the SCLK frequency, the shorter the conversion time. This implies that as the frequency increases, the part dissipates power for a shorter period of time when the conversion is taking place, and it remains in power-down mode for a longer percentage of the cycle time or throughput rate.

[Figure 26](#page-19-3) shows two AD7466s running with two different SCLK frequencies, SCLK A and SCLK B, with SCLK A having the higher SCLK frequency. For the same throughput rate, the AD7466 using SCLK A has a shorter conversion time than the AD7466 using SCLK B, and it remains in power-down mode longer. The current consumption in power-down mode is very low; thus, the average power consumption is greatly reduced.

This reduced power consumption can be seen in [Figure 25](#page-19-4), which shows the supply current vs. SCLK frequency for various supply voltages at a throughput rate of 100 kSPS. For a fixed throughput rate, the supply current (average current) drops as the SCLK frequency increases because the part is in powerdown mode most of the time. It can also be seen that, for a lower supply voltage, the supply current drops accordingly.

Figure 25. Supply Current vs. SCLK Frequency for a Fixed Throughput Rate and Different Supply Voltages

[Figure 18](#page-14-1) shows power consumption vs. throughput rate for a 3.4 MHz SCLK frequency. In this case, the conversion time is the same for all cases because the SCLK frequency is a fixed parameter. Low throughput rates lead to lower current consumptions, with a higher percentage of the time in power-down mode. [Figure 27](#page-19-5) shows two AD7466s running with the same SCLK frequency, but at different throughput rates. The A throughput rate is higher than the B throughput rate. The slower the throughput rate, the longer the period of time the part is in power-down mode, and the average power consumption drops accordingly.

[Figure 28](#page-20-0) shows the power vs. throughput rate for different supply voltages and SCLK frequencies. For this plot, all the elements regarding power consumption that were explained previously (the influence of the SCLK frequency, the influence of the throughput rate, and the influence of the supply voltage) are taken into consideration.

for Different SCLK and Supply Voltages

The following examples show calculations for the information in this section.

Power Consumption Example 1

This example shows that, for a fixed throughput rate, as the SCLK frequency increases, the average power consumption drops. From [Figure 26](#page-19-3), for SCLK $A = 3.4$ MHz, SCLK $B =$ 1.2 MHz, and a throughput rate of 50 kSPS, which gives a cycle time of 20 μs, the following values can be obtained:

Conversion Time A = $16 \times (1/SCLK) = 4.7 \text{ μs}$ (23.5% of the cycle time)

Power-Down Time A **=** (1/*Throughput*) − *Conversion Time A* = 20 μ s – 4.7 μ s = 15.3 μ s (76.5% of the cycle time)

Conversion Time B = $16 \times (1/\text{SCLK } B) = 13 \text{ μs}$ (65% of the cycle time)

Power-Down Time B **=** (1/*Throughput*) − *Conversion Time B* = 20 μ s – 13 μ s = 7 μ s (35% of the cycle time)

The average power consumption includes the power dissipated when the part is converting and the power dissipated when the part is in power-down mode. The average power dissipated during conversion is calculated as the percentage of the cycle time spent when converting, multiplied by the maximum current during conversion. The average power dissipated in power-down mode is calculated as the percentage of cycle time spent in power-down mode, multiplied by the current figure for power-down mode. In order to obtain the value for the average power, these terms must be multiplied by the voltage.

Considering the maximum current for each SCLK frequency for $V_{DD} = 1.8$ V,

Power Consumption A = $((4.7/20) \times 186 \mu A + (15.3/20) \times$ 100 nA \times 1.8 V = (43.71 + 0.076) μ A \times 1.8 V = 78.8 μ W $= 0.07$ mW

Power Consumption B = $((13/20) \times 108 \mu A + (7/20) \times$ 100 nA) \times 1.8 V = (70.2 + 0.035) μA \times 1.8 V = 126.42 μW $= 0.126$ mW

It can be concluded that for a fixed throughput rate, the average power consumption drops as the SCLK frequency increases.

Power Consumption Example 2

This example shows that, for a fixed SCLK frequency, as the throughput rate decreases, the average power consumption drops. From [Figure 27](#page-19-5), for $SCLK = 3.4 \text{ MHz}$, Throughput A = 100 kSPS (which gives a cycle time of 10 μs), and Throughput B $= 50$ kSPS (which gives a cycle time of 20 μs), the following values can be obtained:

Conversion Time A = $16 \times (1/\text{SCLK}) = 4.7 \text{ }\mu\text{s}$ (47% of the cycle time for a throughput of 100 kSPS)

Power-Down Time A **=** (1/*Throughput A*) − *Conversion Time* $A = 10 \text{ }\mu\text{s} - 4.7 \text{ }\mu\text{s} = 5.3 \text{ }\mu\text{s}$ (53% of the cycle time)

Conversion Time B = $16 \times (1/\text{SCLK}) = 4.7 \text{ }\mu\text{s}$

(23.5% of the cycle time for a throughput of 50 kSPS) *Power-Down Time B* **=** (1/*Throughput B*) − *Conversion*

Time B = 20 μ s – 4.7 μ s = 15.3 μ s (76.5% of the cycle time)

The average power consumption is calculated as explained in [Power Consumption Example 1](#page-20-1), considering the maximum current for a 3.4 MHz SCLK frequency for $V_{DD} = 1.8$ V.

Power Consumption A = $((4.7/10) \times 186 \mu A + (5.3/10) \times$ 100 nA) \times 1.8 V = (87.42 + 0.053) μA \times 1.8 V = 157.4 μW = 0.157 mW

Power Consumption B = $((4.7/20) \times 186 \mu A + (15.3/20) \times$ 100 nA) \times 1.8 V = (43.7 + 0.076) μA \times 1.8 V = 78.79 μW = 0.078 mW

It can be concluded that for a fixed SCLK frequency, the average power consumption drops as the throughput rate decreases.

SERIAL INTERFACE

[Figure 29](#page-21-2), [Figure 30](#page-21-3), and [Figure 31](#page-22-1) show the timing diagrams for serial interfacing to the AD7466/AD7467/AD7468. The serial clock provides the conversion clock and controls the transfer of information from the ADC during a conversion.

The part begins to power up on the \overline{CS} falling edge. The falling edge of $\overline{\text{CS}}$ puts the track-and-hold into track mode and takes the bus out of three-state. The conversion is also initiated at this point. On the third SCLK falling edge after the CS falling edge, the part should be powered up fully at Point B, as shown in [Figure 29](#page-21-2), and the track-and-hold returns to hold.

For the AD7466, the SDATA line goes back into three-state and the part enters power-down on the 16th SCLK falling edge. If the rising edge of CS occurs before 16 SCLKs elapse, the conversion terminates, the SDATA line goes back into threestate, and the part enters power-down; otherwise SDATA returns to three-state on the 16th SCLK falling edge, as shown in [Figure 29](#page-21-2). Sixteen serial clock cycles are required to perform the conversion process and to access data from the AD7466.

For the AD7467, the 14th SCLK falling edge causes the SDATA line to go back into three-state, and the part enters power-down. If the rising edge of \overline{CS} occurs before 14 SCLKs elapse, the conversion terminates, the SDATA line goes back into three-state, and the AD7467 enters power-down; otherwise SDATA returns to three-state on the 14th SCLK falling edge, as shown in [Figure 30.](#page-21-3) Fourteen serial clock cycles are required to perform the conversion process and to access data from the AD7467.

For the AD7468, the 12th SCLK falling edge causes the SDATA line to go back into three-state, and the part enters powerdown. If the rising edge of \overline{CS} occurs before 12 SCLKs elapse, the conversion terminates, the SDATA line goes back into threestate, and the AD7468 enters power-down; otherwise SDATA returns to three-state on the 12th SCLK falling edge, as shown in [Figure 31](#page-22-1). Twelve serial clock cycles are required to perform the conversion process and to access data from the AD7468.

 \overline{CS} going low provides the first leading zero to be read in by the microcontroller or DSP. The remaining data is then clocked out by subsequent SCLK falling edges, beginning with the second leading zero; thus, the first clock falling edge on the serial clock has the first leading zero provided and also clocks out the second leading zero. For the AD7466, the final bit in the data transfer is valid on the 16th SCLK falling edge, having been clocked out on the previous (15th) SCLK falling edge.

In applications with a slow SCLK, it is possible to read in data on each SCLK rising edge. In such a case, the first falling edge of SCLK after the CS falling edge clocks out the second leading zero and can be read in the following rising edge. If the first SCLK edge after the CS falling edge is a falling edge, the first leading zero that was clocked out when \overline{CS} went low is missed, unless it is not read on the first SCLK falling edge. The 15th falling edge of SCLK clocks out the last bit, and it can be read in the following rising SCLK edge.

If the first SCLK edge after the $\overline{\text{CS}}$ falling edge is a rising edge, $\overline{\text{CS}}$ clocks out the first leading zero, and it can be read on the SCLK rising edge. The next SCLK falling edge clocks out the second leading zero, and it can be read on the following rising edge.

Figure 29. AD7466 Serial Interface Timing Diagram

Figure 30. AD7467 Serial Interface Timing Diagram

MICROPROCESSOR INTERFACING

The serial interface on the AD7466/AD7467/AD7468 allows the parts to be connected directly to many different microprocessors. This section explains how to interface the AD7466/ AD7467/AD7468 with some of the more common microcontroller and DSP serial interface protocols.

AD7466/AD7467/AD7468 to TMS320C541 Interface

The serial interface on the TMS320C541 uses a continuous serial clock and frame synchronization signals to synchronize the data transfer operations with peripheral devices like the AD7466/AD7467/AD7468. The $\overline{\text{CS}}$ input allows easy interfacing between the TMS320C541 and the AD74xx devices, without requiring any glue logic. The serial port of the TMS320C541 is set up to operate in burst mode ($FSM = 1$) in the serial port control register, SPC) with internal CLKX $(MCM = 1$ in the SPC register) and internal frame signal (TXM = 1 in the SPC register), so both pins are configured as outputs. For the AD7466, the word length should be set to 16 bits (FO = 0 in the SPC register). The standard synchronous serial port interface in this DSP allows only frames with a word length of 16 bits or 8 bits. Therefore, for the AD7467 and AD7468 where 14 and 12 bits are required, the FO bit also would be set up to 16 bits. In these cases, the user should keep in mind that the last 2 bits and 4 bits for the AD7467 and AD7468, respectively, are invalid data as the SDATA line goes back into three-state on the 14th and 12th SCLK falling edge.

To summarize, the values in the SPC register are $FO = 0$, $FSM = 1$, $MCM = 1$, and $TXM = 1$.

[Figure 32](#page-22-2) shows the connection diagram. For signal processing applications, it is imperative that the frame synchronization signal from the TMS320C541 provide equidistant sampling.

Figure 32. Interfacing to the TMS320C541

AD7466/AD7467/AD7468 to ADSP-218x Interface

The ADSP-218x family of DSPs is interfaced directly to the AD7466/AD7467/AD7468 without any glue logic. The SPORT control register must be set up as described in [Table 9.](#page-22-3)

Table 9. SPORT Control Register Setup

The connection diagram in [Figure 33](#page-23-0) shows how the ADSP-218x has the TFS and RFS of the SPORT tied together, with TFS set as an output and RFS set as an input. The DSP operates in alternate framing mode, and the SPORT control register is set up as described. The frame synchronization signal generated on the TFS is tied to CS, and as with all signal processing applications, equidistant sampling is necessary. However, in this example, the timer interrupt is used to control the sampling rate of the ADC and, under certain conditions, equidistant sampling might not be achieved.

The timer registers, for example, are loaded with a value that provides an interrupt at the required sample interval. When an interrupt is received, a value is transmitted with TFS/DT (ADC control word). The TFS is used to control the RFS and, therefore, the reading of data. The frequency of the serial clock is set in the SCLKDIV register. When the instruction to transmit with TFS is given (that is, $AX0 = TX0$), the state of the SCLK is checked. The DSP waits until the SCLK goes high, low, and high again before transmission starts. If the timer and SCLK values are chosen such that the instruction to transmit occurs on or near the rising edge of SCLK, the data can be transmitted, or it can wait until the next clock edge.

For example, the ADSP-2181 has a master clock frequency of 16 MHz. If the SCLKDIV register is loaded with the value 3, an SCLK of 2 MHz is obtained, and eight master clock periods elapse for every SCLK period. If the timer registers are loaded with the value 803, 100.5 SCLKs occur between interrupts and, subsequently, between transmit instructions. This situation results in nonequidistant sampling as the transmit instruction is occurring on an SCLK edge. If the number of SCLKs between interrupts is a whole integer figure of N, equidistant sampling is implemented by the DSP.

Figure 33. Interfacing to the ADSP-218x

AD7466/AD7467/AD7468 to DSP563xx Interface

The connection diagram in [Figure 34](#page-23-1) shows how the AD7466/ AD7467/AD7468 can be connected to the synchronous serial interface (SSI) of the DSP563xx family of DSPs from Motorola. The SSI is operated in synchronous mode and normal mode $(SYN = 1$ and $MOD = 0$ in Control Register B, CRB) with an internally generated word frame sync for both Tx and Rx (Bit $FSL1 = 0$ and Bit $FSL0 = 0$ in the CRB register). Set the word length in Control Register A (CRA) to 16 by setting Bits $WL2 = 0$, $WLI = 1$, and $WLO = 0$ for the AD7466. The word length for the AD7468 can be set to 12 bits (WL2 = 0, WL1 = 0, and $WLO = 1$). This DSP does not offer the option for a 14-bit word length, so the AD7467 word length is set up to 16 bits like the AD7466 word length. In this case, the user should keep in mind that the last two bits are invalid data because the SDATA goes back into three-state on the 14th SCLK falling edge.

The frame sync polarity bit (FSP) in the CRB register can be set to 1, which means the frame goes low and a conversion starts. Likewise, by means of Bits SCD2, SCKD, and SHFD in the CRB register, it is established that Pin SC2 (the frame sync signal) and Pin SCK in the serial port are configured as outputs, and the most significant bit (MSB) is shifted first. To summarize,

 $MOD = 0$ $SYN = 1$ WL2, WL1, WL0 depend on the word length $FSL1 = 0$, $FSL0 = 0$ $FSP = 1$, negative frame sync $SCD2 = 1$ $SCKD = 1$ $SHPD = 0$

For signal processing applications, it is imperative that the frame synchronization signal from the DSP563xx provides equidistant sampling.

Figure 34. Interfacing to the DSP563xx

APPLICATION HINTS **GROUNDING AND LAYOUT**

The printed circuit board that houses the AD7466/AD7467/ AD7468 should be designed such that the analog and digital sections are separated and confined to certain areas. This facilitates the use of ground planes that can be separated easily. A minimum etch technique is generally best for ground planes because it gives the best shielding. Digital and analog ground planes should be joined at only one place. If the devices are in a system where multiple devices require an AGND to DGND connection, the connection should still be made at one point only, a star ground point, which should be established as close as possible to the AD7466/AD7467/AD7468.

Avoid running digital lines under the device because these couple noise onto the die. The analog ground plane should be allowed to run under the AD7466/AD7467/AD7468 to avoid noise coupling. The power supply lines to the devices should use as large a trace as possible to provide low impedance paths and to reduce the effects of glitches on the power-supply line. Fast switching signals, like clocks, should be shielded with digital ground to avoid radiating noise to other sections of the board, and clock signals should never be run near the analog inputs. Avoid crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other to reduce the effects of feedthrough on the board. A microstrip technique is the best choice, but is not always possible with a double-sided board. With this technique, the

component side of the board is dedicated to ground planes, while signals are placed on the solder side.

Good decoupling is also very important. All analog supplies should be decoupled with 10 μ F tantalum in parallel with 0.1 μ F capacitors to AGND. All digital supplies should have a 0.1 μF ceramic disc capacitor to DGND. To achieve the best performance from these decoupling components, the user should keep the distance between the decoupling capacitor and the V_{DD} and GND pins to a minimum, with short track lengths connecting the respective pins.

EVALUATING THE PERFORMANCE OF THE AD7466 AND AD7467

The evaluation board package includes a fully assembled and tested evaluation board, documentation, and software for controlling the board from the PC via an evaluation board controller. To evaluate the ac and dc performance of the AD7466 and AD7467, the evaluation board controller can be used in conjunction with the AD7466/AD7467CB evaluation board and other Analog Devices evaluation boards ending in the CB designator.

The software allows the user to perform ac tests (fast Fourier transform) and dc tests (histogram of codes) on the AD7466 and AD7467. See the data sheet in the evaluation board package for more information.

OUTLINE DIMENSIONS

Figure 35. 6-Lead Small Outline Transistor Package [SOT-23] (RJ-6) Dimensions shown in millimeters

Figure 36. 8-Lead Mini Small Outline Package [MSOP] (RM-8) Dimensions shown in millimeters

ORDERING GUIDE

¹ Linearity error refers to integral nonlinearity.

 $2 Z =$ RoHS Compliant Part, # denotes lead-free product may be top or bottom marked.

³ This can be used as a standalone evaluation board or in conjunction with the EVAL-CONTROL BRD2 for evaluation/demonstration purposes.
⁴ This board is a complete unit that allows a PC to control and communicate with a

evaluation kit, order a particular ADC evaluation board (such as EVAL-AD7466CB), the EVAL-CONTROL BRD2, and a 12 V ac transformer. See relevant evaluation board data sheets for more information.

NOTES

www.analog.com

©2003–2007 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. C02643-0-5/07(C)

Rev. C | Page 28 of 28